Amiga 2000 revision 6.2 motherboard re-done in KiCAD.
Schematics and PCB done, and working, see README for notes.
WARNING: stability issue with Wicher 500i, could be noise related from accelerator speed.
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

amiga2000.pro 4.0KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271
  1. update=Monday, 17 June 2019 at 07:41:59
  2. version=1
  3. last_client=kicad
  4. [general]
  5. version=1
  6. RootSch=
  7. BoardNm=
  8. [cvpcb]
  9. version=1
  10. NetIExt=net
  11. [eeschema]
  12. version=1
  13. LibDir=
  14. [eeschema/libraries]
  15. [schematic_editor]
  16. version=1
  17. PageLayoutDescrFile=
  18. PlotDirectoryName=
  19. SubpartIdSeparator=0
  20. SubpartFirstId=65
  21. NetFmtName=
  22. SpiceAjustPassiveValues=0
  23. LabSize=50
  24. ERC_TestSimilarLabels=1
  25. [pcbnew]
  26. version=1
  27. PageLayoutDescrFile=
  28. LastNetListRead=amiga2000.net
  29. CopperLayerCount=2
  30. BoardThickness=1.6
  31. AllowMicroVias=0
  32. AllowBlindVias=0
  33. RequireCourtyardDefinitions=0
  34. ProhibitOverlappingCourtyards=1
  35. MinTrackWidth=0.2
  36. MinViaDiameter=0.4
  37. MinViaDrill=0.3
  38. MinMicroViaDiameter=0.2
  39. MinMicroViaDrill=0.09999999999999999
  40. MinHoleToHole=0.25
  41. TrackWidth1=0.25
  42. TrackWidth2=0.25
  43. ViaDiameter1=0.8
  44. ViaDrill1=0.4
  45. dPairWidth1=0.2
  46. dPairGap1=0.25
  47. dPairViaGap1=0.25
  48. SilkLineWidth=0.12
  49. SilkTextSizeV=1
  50. SilkTextSizeH=1
  51. SilkTextSizeThickness=0.15
  52. SilkTextItalic=0
  53. SilkTextUpright=1
  54. CopperLineWidth=0.2
  55. CopperTextSizeV=1.5
  56. CopperTextSizeH=1.5
  57. CopperTextThickness=0.3
  58. CopperTextItalic=0
  59. CopperTextUpright=1
  60. EdgeCutLineWidth=0.05
  61. CourtyardLineWidth=0.05
  62. OthersLineWidth=0.15
  63. OthersTextSizeV=1
  64. OthersTextSizeH=1
  65. OthersTextSizeThickness=0.15
  66. OthersTextItalic=0
  67. OthersTextUpright=1
  68. SolderMaskClearance=0.051
  69. SolderMaskMinWidth=0.25
  70. SolderPasteClearance=0
  71. SolderPasteRatio=-0
  72. [pcbnew/Layer.F.Cu]
  73. Name=F.Cu
  74. Type=0
  75. Enabled=1
  76. [pcbnew/Layer.In1.Cu]
  77. Name=In1.Cu
  78. Type=0
  79. Enabled=0
  80. [pcbnew/Layer.In2.Cu]
  81. Name=In2.Cu
  82. Type=0
  83. Enabled=0
  84. [pcbnew/Layer.In3.Cu]
  85. Name=In3.Cu
  86. Type=0
  87. Enabled=0
  88. [pcbnew/Layer.In4.Cu]
  89. Name=In4.Cu
  90. Type=0
  91. Enabled=0
  92. [pcbnew/Layer.In5.Cu]
  93. Name=In5.Cu
  94. Type=0
  95. Enabled=0
  96. [pcbnew/Layer.In6.Cu]
  97. Name=In6.Cu
  98. Type=0
  99. Enabled=0
  100. [pcbnew/Layer.In7.Cu]
  101. Name=In7.Cu
  102. Type=0
  103. Enabled=0
  104. [pcbnew/Layer.In8.Cu]
  105. Name=In8.Cu
  106. Type=0
  107. Enabled=0
  108. [pcbnew/Layer.In9.Cu]
  109. Name=In9.Cu
  110. Type=0
  111. Enabled=0
  112. [pcbnew/Layer.In10.Cu]
  113. Name=In10.Cu
  114. Type=0
  115. Enabled=0
  116. [pcbnew/Layer.In11.Cu]
  117. Name=In11.Cu
  118. Type=0
  119. Enabled=0
  120. [pcbnew/Layer.In12.Cu]
  121. Name=In12.Cu
  122. Type=0
  123. Enabled=0
  124. [pcbnew/Layer.In13.Cu]
  125. Name=In13.Cu
  126. Type=0
  127. Enabled=0
  128. [pcbnew/Layer.In14.Cu]
  129. Name=In14.Cu
  130. Type=0
  131. Enabled=0
  132. [pcbnew/Layer.In15.Cu]
  133. Name=In15.Cu
  134. Type=0
  135. Enabled=0
  136. [pcbnew/Layer.In16.Cu]
  137. Name=In16.Cu
  138. Type=0
  139. Enabled=0
  140. [pcbnew/Layer.In17.Cu]
  141. Name=In17.Cu
  142. Type=0
  143. Enabled=0
  144. [pcbnew/Layer.In18.Cu]
  145. Name=In18.Cu
  146. Type=0
  147. Enabled=0
  148. [pcbnew/Layer.In19.Cu]
  149. Name=In19.Cu
  150. Type=0
  151. Enabled=0
  152. [pcbnew/Layer.In20.Cu]
  153. Name=In20.Cu
  154. Type=0
  155. Enabled=0
  156. [pcbnew/Layer.In21.Cu]
  157. Name=In21.Cu
  158. Type=0
  159. Enabled=0
  160. [pcbnew/Layer.In22.Cu]
  161. Name=In22.Cu
  162. Type=0
  163. Enabled=0
  164. [pcbnew/Layer.In23.Cu]
  165. Name=In23.Cu
  166. Type=0
  167. Enabled=0
  168. [pcbnew/Layer.In24.Cu]
  169. Name=In24.Cu
  170. Type=0
  171. Enabled=0
  172. [pcbnew/Layer.In25.Cu]
  173. Name=In25.Cu
  174. Type=0
  175. Enabled=0
  176. [pcbnew/Layer.In26.Cu]
  177. Name=In26.Cu
  178. Type=0
  179. Enabled=0
  180. [pcbnew/Layer.In27.Cu]
  181. Name=In27.Cu
  182. Type=0
  183. Enabled=0
  184. [pcbnew/Layer.In28.Cu]
  185. Name=In28.Cu
  186. Type=0
  187. Enabled=0
  188. [pcbnew/Layer.In29.Cu]
  189. Name=In29.Cu
  190. Type=0
  191. Enabled=0
  192. [pcbnew/Layer.In30.Cu]
  193. Name=In30.Cu
  194. Type=0
  195. Enabled=0
  196. [pcbnew/Layer.B.Cu]
  197. Name=B.Cu
  198. Type=0
  199. Enabled=1
  200. [pcbnew/Layer.B.Adhes]
  201. Enabled=1
  202. [pcbnew/Layer.F.Adhes]
  203. Enabled=1
  204. [pcbnew/Layer.B.Paste]
  205. Enabled=1
  206. [pcbnew/Layer.F.Paste]
  207. Enabled=1
  208. [pcbnew/Layer.B.SilkS]
  209. Enabled=1
  210. [pcbnew/Layer.F.SilkS]
  211. Enabled=1
  212. [pcbnew/Layer.B.Mask]
  213. Enabled=1
  214. [pcbnew/Layer.F.Mask]
  215. Enabled=1
  216. [pcbnew/Layer.Dwgs.User]
  217. Enabled=1
  218. [pcbnew/Layer.Cmts.User]
  219. Enabled=1
  220. [pcbnew/Layer.Eco1.User]
  221. Enabled=1
  222. [pcbnew/Layer.Eco2.User]
  223. Enabled=1
  224. [pcbnew/Layer.Edge.Cuts]
  225. Enabled=1
  226. [pcbnew/Layer.Margin]
  227. Enabled=1
  228. [pcbnew/Layer.B.CrtYd]
  229. Enabled=1
  230. [pcbnew/Layer.F.CrtYd]
  231. Enabled=1
  232. [pcbnew/Layer.B.Fab]
  233. Enabled=1
  234. [pcbnew/Layer.F.Fab]
  235. Enabled=1
  236. [pcbnew/Layer.Rescue]
  237. Enabled=0
  238. [pcbnew/Netclasses]
  239. [pcbnew/Netclasses/Default]
  240. Name=Default
  241. Clearance=0.2
  242. TrackWidth=0.25
  243. ViaDiameter=0.8
  244. ViaDrill=0.4
  245. uViaDiameter=0.3
  246. uViaDrill=0.1
  247. dPairWidth=0.2
  248. dPairGap=0.25
  249. dPairViaGap=0.25
  250. [pcbnew/Netclasses/1]
  251. Name=GND
  252. Clearance=0.2
  253. TrackWidth=1
  254. ViaDiameter=0.8
  255. ViaDrill=0.4
  256. uViaDiameter=0.3
  257. uViaDrill=0.1
  258. dPairWidth=0.2
  259. dPairGap=0.25
  260. dPairViaGap=0.25
  261. [pcbnew/Netclasses/2]
  262. Name=PWR
  263. Clearance=0.2
  264. TrackWidth=1.25
  265. ViaDiameter=0.8
  266. ViaDrill=0.4
  267. uViaDiameter=0.3
  268. uViaDrill=0.1
  269. dPairWidth=0.2
  270. dPairGap=0.25
  271. dPairViaGap=0.25